

IN-STREET INTEGRATED CIRCUIT WAFER VIA

Background of the Invention

Field of the Invention

[0001] The present invention relates in general to electrical interconnect systems for linking integrated circuit chips and in particular to an interconnect system employing a vertical signal path along an edge of an integrated circuit chip.

Description of Related Art

[0002] FIG. 1 is a simplified sectional elevation view of a prior art interconnect system for linking two integrated circuits (ICs) 12 and 14 mounted on a printed circuit board (PCB) 10. IC 12 includes an integrated circuit chip 16 contained within an IC package 18. A bond pad 20 on the surface of chip 16 acts as an input/output (I/O) terminal for signals entering and/or departing chip 16. A typical IC will include several bond pads, but for simplicity only one is shown in FIG. 1. A bond wire 22 links bond pad 20 to a package pin 24 extending outward from package 18. Pin 24 is soldered onto a microstrip trace 25 on the surface of PCB 10. Bond wire 22 and pin 24 together form a path for conveying signals between bond pad 20 and PCB trace 25. A bond pad 26 in IC 14 is connected to microstrip trace 25 in a similar manner through a bond wire 27 and a package pin 28.

[0003] A signal traveling between the bond pads of the two ICs 12 and 14 thus traverses an interconnect system 29 comprising two bond wires 22 and 27, two package pins 24 and 28, and trace 25. Since interconnect system 29 delays the signal in proportion to its signal path length, we can reduce the interconnect system's signal path delay by reducing its length. For example, we can make bond wires 22 and 27, pins 24 and 28, and trace 25 as short as possible to reduce signal path delay in the interconnect system of FIG. 1. However, since pads 20 and 26 reside in different IC packages there is a limit to how short we can make the signal path.

094948102204

Hybrid circuits

[0004] FIG. 2 is a simplified sectional elevation view of a prior art hybrid circuit interconnect system containing four unpackaged IC chips 32 directly mounted on a PCB 30. ICs 32 communicate with one another through signal paths comprising only bond wires 34 and microstrip traces 36. Since IC chips 32 are not separately packaged, the hybrid circuit interconnect system eliminates package pins from all signal paths between the chips thereby reducing interconnect system length and signal path delay.

[0005] FIG. 3 is a simplified sectional elevation view of a prior art "flip-chip" hybrid circuit wherein IC chips 42 are mounted face-down on a PCB 40. FIG. 3A illustrates in greater detail a region 44 of FIG. 3 wherein solder balls 46, when melted, attach bond pads 48 of one IC chip 42 to microstrip traces 50 residing on PCB 40. Alternatively, spring contacts 52 (FIG. 3B) can connect bond pads on IC chip 42 to traces 50. The flip-chip interconnect system further reduces signal path lengths and delays by eliminating bond wires from signal paths between ICs.

[0006] FIG. 4 is a simplified sectional elevation view of a prior art "stacked" flip-chip hybrid circuit 70 wherein an IC chip 78 is mounted directly on another IC chip 76 residing on a PCB 72. Solder 84 links bond pads 63 and 64 of IC chips 76 and 78. Bond wires 86 link bond pads 65 on IC chip 76 to microstrip traces 88 on PCB 72. The "stacked" flip-chip interconnect system eliminates bond wires and traces from signal paths between two ICs. However it still requires bond wires to connect more than two ICs since normally only two ICs can be directly linked to one another.

Electrical Through-Wafer Interconnects

[0007] Electrical Through-Wafer Interconnect (ETWIs) systems enable stacking of more than two IC chips by employing conductive "vias" routing electrical signals vertically through IC chips.

[0008] FIG. 5 is a simplified sectional elevation view of a hybrid circuit 90 containing a stack 94 of IC chips 96(1) -

[00010] For a typical IC substrate 110 having a thickness of greater than 1000 microns, the etch and passivation steps of FIGS. 6B - 6C must be repeated many times to form a high aspect-ratio hole 120 of FIG. 6D extending completely through substrate 110. After forming hole 120, resist layer 116 (FIGS. 6A - 6D) is removed and a conductive layer 122 is formed (FIG. 6D) on substrate 110 filling hole 120. Portions of layer 122 are then removed photo-lithographically to yield an ETWI 124 extending between upper and lower surfaces 112 and 114 of substrate 110 as illustrated in FIG. 6E.

[00011] FIGS. 7A - 7F are simplified partial sectional views illustrating an alternative prior art method for

forming an ETWI. A patterned resist layer 136 coats an upper surface 132 of an IC substrate 130 exposing an area 138 of that upper surface. The exposed area 138 of upper surface 132 is then etched several times (FIG. 7B - 7C) in a manner similar to that described above for FIGS. 6B - 6C. However the process is halted after forming a shallow hole 140 that does not extend completely through substrate 130. Thereafter substrate 130 is "thinned" (FIG. 7E) by etching a lower surface 134 of substrate 130 in a blanket or bulk fashion so that hole 140 passes through the thinned substrate 130. The bulk etching step of FIG. 7E does not require photolithography techniques and therefore is relatively inexpensive. As illustrated in FIG. 7F, the resist layer 136 (FIGS. 7A - 7D) is removed from substrate 130 and a conductive layer 142 is formed thereon completely filling hole 140 of FIG. 7E. Portions of layer 142 are then removed photo-lithographically to yield an ETWI 144 extending between upper and lower surfaces 132 and 134 of substrate 130 through hole 140.

[00012] The lithographically-defined etching techniques described above can make small diameter, high aspect-ratio holes but these techniques are slow and expensive. Less expensive techniques such as laser or mechanical drilling produce large holes that take up too much surface area in the IC.

[00013] What is needed is an economical system for quickly forming vertical signal paths in an IC substrate that do not occupy space on the substrate that could otherwise be used for IC components.

Brief Summary of the Invention

[00014] In accordance with a first embodiment of the invention a set of holes are formed through a semiconductor wafer or substrate along a wafer "saw-line" where a saw or other cutting tool will later cut the wafer to separate individual IC die formed on the wafer. The wafer is then coated with a passivation layer (e.g., silicon nitride) patterned to expose bond pads on the IC die. A layer of

conductive material (e.g., titanium-tungsten) is then deposited on the wafer's upper and lower surfaces and on the side walls of the holes in contact with the bond pads. The conductive material is then patterned using photolithography techniques to define conductive paths on the upper and lower surfaces electrically interconnected through the conductive material coating the hole walls. The holes are larger in diameter than the saw-line so that when the wafer is thereafter cut along the saw-lines, remaining portions of the conductive layer form vertical signal paths around edges of the resulting IC chips.

[00015] In accordance with a second embodiment of the invention a set of holes are formed through a semiconductor wafer along a wafer saw-line where a saw or other cutting tool will later cut the wafer to separate individual IC die formed on the wafer. The wafer is then coated with a passivation layer (e.g., silicon nitride) photo-lithographically patterned such that bond pads of ICs residing on an upper surface of the wafer are exposed. A conductive layer (e.g., titanium-tungsten) is then applied and patterned such that conductive traces are formed extending from the bond pads towards the upper openings of the wafer holes. A layer of masking material (e.g., photoresist) is then applied to the wafer and patterned such that it coats only the hole walls and a portion of the lower surface of the wafer and so that bumps are formed on the layer pointing away from the lower surface of the wafer. A layer of conductive seed material (e.g., gold) is then applied and patterned such that it covers the previously patterned conductive traces and masking layer. Thereafter a layer of resilient, conductive material (e.g., nickel) is plated onto the layer of seed material. The wafer holes are sufficiently large that after the wafer is plated with the conductive layer and cut along the saw-line, remaining portions of the conductive layer form vertical signal paths around edges of the resulting IC chips. The layer of masking material is then removed from those IC chips to form spring contacts on the IC chips providing vertical signal paths from

the bond pads of the ICs around outer edges of the IC chips. The spring contacts terminate in contact points formed by the bumps previously patterned into the masking layers and pointing away from the lower surfaces of the IC chips.

[00016] It is accordingly an object of the invention to provide an economical method for forming vertical signal paths around edges of an IC chip.

[00017] The claims portion of this specification particularly points out and distinctly claims the subject matter of the present invention. However those skilled in the art will best understand both the organization and method of operation of the invention, together with further advantages and objects thereof, by reading the remaining portions of the specification in view of the accompanying drawing(s) wherein like reference characters refer to like elements.

Brief Description of the Drawing(s)

[00018] FIG. 1 is a simplified sectional elevation view of a portion of a typical integrated circuit (IC) based electronic device,

[00019] FIG. 2 is a simplified sectional elevation view of a prior art hybrid circuit,

[00020] FIG. 3 is a simplified sectional elevation view of a prior art flip-chip hybrid circuit,

[00021] FIG. 4 is a simplified sectional elevation view of another prior art flip-chip hybrid circuit,

[00022] FIG. 5 is a simplified sectional elevation view of a prior art stack of interconnected IC chips,

[00023] FIGS. 6A - 6E are simplified partial sectional elevation views illustrating a prior art method for forming an electrical through-wafer interconnect,

[00024] FIGS. 7A - 7F are simplified partial sectional elevation views illustrating an alternative prior art method for forming an electrical through-wafer interconnect,

[00025] FIG. 8 is a simplified partial plan view of a portion of an IC semiconductor wafer having a through-wafer hole formed along a saw-line in accordance with the invention,

[00026] FIGS. 9A - 9D are simplified sectional elevation views along section 9 - 9 in FIG. 8 illustrating respective steps of a method for fabricating a vertical signal path in an IC semiconductor wafer in accordance with a first embodiment of the invention,

[00027] FIG. 10 is a simplified sectional elevation view of a stack of IC chips interconnected using signal paths formed in accordance with the first embodiment of the invention,

[00028] FIGS. 11A - 11E are simplified partial sectional elevation views illustrating respective steps of a method for fabricating a vertical signal path in an IC semiconductor wafer in accordance with a second embodiment of the invention, and

[00029] FIG. 12 is a simplified sectional elevation view of a stack of IC chips interconnected using signal paths formed in accordance with the second embodiment of the invention.

Detailed Description of the Invention

[00030] The present invention provides vertical signal paths between upper and lower surfaces of an integrated circuit (IC) semiconductor chip. In conventional IC production, ICs are fabricated in bulk as identical die forming a die matrix on a semiconductor wafer or substrate. The wafer is then cut with a saw along a series of saw-lines or "streets" located between adjacent rows and columns of the die matrix to separate the die from one another. In accordance with the invention the vertical signal paths are formed in holes extending through the street areas of the wafer.

[00031] FIG. 8 is a simplified plan view of a portion of the upper surface 152 of an IC semiconductor wafer 150 showing a pair of die 158 and 162 occupying adjacent columns of a die matrix and having respective bond pads 160 and 164 on their upper surfaces. In accordance with the invention a

set of holes 156 are formed along a saw-line 154 in the street 155 between ICs 158 and 162 that a cutting tool (not shown) will follow when later cutting wafer 150 to separate die 158 and 162 into corresponding IC chips. Each hole 156 has an inside diameter D greater than the width W of wafer material removed when the cut is made along saw-line 154.

[00032] FIGS. 9A - 9D are simplified sectional elevation views along section 9 - 9 in FIG. 8 illustrating respective steps of a method for fabricating vertical signal paths through holes 156 in wafer 150 in accordance with the invention.

[00033] FIG. 9A shows upper and lower wafer surfaces 152 and 166 respectively of wafer 150 and the inner wall 168 of hole 156. Before cutting wafer 150, a layer 163 of passivating material (e.g., silicon nitride) is applied (FIG. 9B) to both sides of wafer 150 and through hole 156. A portion of layer 163 is then removed photo-lithographically to expose bond pads 160 and 164 on the upper surface 152 of wafer 150. A layer 165 of conductive material (e.g., titanium tungsten) is then applied (FIG. 9B) to coat all of passivation layer 163, bond pads 160 and 164 and fills holes 156. Conductive layer 165 is then photolithographically patterned to remove portions 169 of the layer 165 (FIG. 9C).

[00034] As illustrated in FIG. 9D, wafer 150 of FIGS. 9A - 9C is then cut along saw-line 154 to separate chips 170 and 172. A remaining portion of layer 165 forms a signal path 174 traversing an outer edge 177 of chip 170 between bond pad 160 and a lower surface 178 of the chip. Chip 172 also retains a signal path 180 traversing an outer edge 183 between bond pad 164 and its lower surface 180.

[00035] Although FIGS. 9B and 9C show layer 165 filling hole 156, layer 165 could alternatively coat layer 163 along wall 168 of hole 156 without completely filling hole 156.

[00036] FIG. 10 is a simplified sectional elevation view of a stack 194 of two IC chips 190 and 192 interconnected using vertical signal paths 202 and 206 formed in accordance with the first embodiment of the invention. Stack 194 is mounted on a substrate 196 such as for example a printed circuit

board having a set of microstrip traces 198. Solder 210 links interconnects 202 on chip 190 to bond pads 208 on chip 192 while solder 212 links interconnects 206 on chip 192 to traces 198 on substrate 196. By routing signals along external interconnects such as interconnects 202 and 206 formed in accordance with the first embodiment of the invention, stack 194 provides reduced signal path lengths between ICs while refraining from using additional area on the upper surfaces of those IC chips that could otherwise be used for the placement of circuit components. Although stack 194 of FIG. 10 contains two chips 190 and 192 those of ordinary skill in the art will recognize that a larger number of chips may be stacked in a similar manner.

[00037] FIGS. 11A - 11E are simplified partial sectional elevation views illustrating respective steps of a method for fabricating a vertical signal path in an IC semiconductor wafer 220 in accordance with a second embodiment of the invention. Semiconductor wafer 220 includes upper and lower surfaces 222 and 224 and contains a pair of IC die 226 and 228 having bond pads 230 and 232 respectively. A hole 234 of diameter D and having walls 236 is mechanically or laser drilled or etched through wafer 220 along a saw-line 238. Upper and lower surfaces 222 and 224 and hole walls 236 are coated with a layer 231 of a passivating material (e.g., silicon nitride) patterned to expose bond pads 230 and 232.

[00038] In FIG. 11B a layer 233 of a conductive material (e.g., titanium-tungsten) is applied to wafer 220 and patterned to coat both bond pads 230 and 232 and to form a conductive path from those bond pads to the edge of hole 234. A layer 235 of masking material (e.g., photoresist) is then deposited on wafer 220 (FIG. 11C) and patterned such that it coats layer 231 along walls 236 and part way along lower surface 224 and to form a bump 237 facing away from lower surface 224. A layer 238 of conductive seed material (e.g., gold) is then applied to wafer 220 and patterned such that it coats all of layers 233 and 235. FIG. 11D illustrates the subsequent plating of a layer 239 of resilient conductive material (e.g., nickel) onto layer 238.

